

Instruction Specifier	Mnemonic	Instruction	Addressing Modes	Status Bits
0000 0000	STOP	Stop execution	U	
0000 0001	RETTTR	Return from trap	U	
0000 0010	MOVSPA	Move SP to A	U	
0000 0011	MOVFLGA	Move NZVC flags to A	U	
0000 010a	BR	Branch unconditional	i, x	
0000 011a	BRLE	Branch if less than or equal to	i, x	
0000 100a	BRLT	Branch if less than	i, x	
0000 101a	BREQ	Branch if equal to	i, x	
0000 110a	BRNE	Branch if not equal to	i, x	
0000 111a	BRGE	Branch if greater than or equal to	i, x	
0001 000a	BRGT	Branch if greater than	i, x	
0001 001a	BRV	Branch if V	i, x	
0001 010a	BRC	Branch if C	i, x	
0001 011a	CALL	Call subroutine	i, x	
0001 100r	NOTr	Bitwise invert r	U	NZ
0001 101r	NEGr	Negate r	U	NZV
0001 110r	ASLr	Arithmetic shift left r	U	NZVC
0001 111r	ASRr	Arithmetic shift right r	U	NZC
0010 000r	ROLr	Rotate left r	U	C
0010 001r	RORr	Rotate right r	U	C
0010 01nn	NOPn	Unary no operation trap	U	
0010 1aaa	NOP	Nonunary no operation trap	i	
0011 0aaa	DECI	Decimal input trap	d, n, s, sf, x, sx, sxf	NZV
0011 1aaa	DECO	Decimal output trap	i, d, n, s, sf, x, sx, sxf	
0100 0aaa	STRO	String output trap	d, n, sf	
0100 1aaa	CHARI	Character input	d, n, s, sf, x, sx, sxf	
0101 0aaa	CHARO	Character output	i, d, n, s, sf, x, sx, sxf	
0101 1nnn	RETn	Return from call with n local bytes	U	
0110 0aaa	ADDSP	Add to stack pointer (SP)	i, d, n, s, sf, x, sx, sxf	NZVC
0110 1aaa	SUBSP	Subtract from stack pointer (SP)	i, d, n, s, sf, x, sx, sxf	NZVC
0111 raaa	ADDr	Add to r	i, d, n, s, sf, x, sx, sxf	NZVC
1000 raaa	SUBr	Subtract from r	i, d, n, s, sf, x, sx, sxf	NZVC
1001 raaa	ANDr	Bitwise AND to r	i, d, n, s, sf, x, sx, sxf	NZ
1010 raaa	ORr	Bitwise OR to r	i, d, n, s, sf, x, sx, sxf	NZ
1011 raaa	CPr	Compare r	i, d, n, s, sf, x, sx, sxf	NZVC
1100 raaa	LDr	Load r from memory	i, d, n, s, sf, x, sx, sxf	NZ
1101 raaa	LDBYTER	Load byte from memory	i, d, n, s, sf, x, sx, sxf	NZ
1110 raaa	STr	Store r to memory	d, n, s, sf, x, sx, sxf	
1111 raaa	STBYTER	Store byte r to memory	d, n, s, sf, x, sx, sxf	

aaa	Addressing mode
000	Immediate
001	Direct
010	Indirect
011	Stack-relative
100	Stack-relative deferred
101	Indexed
110	Stack-indexed
111	Stack-indexed deferred

(a) The addressing-aaa field.


a	Addressing mode
0	Immediate
1	Indexed

(b) The addressing-a field.

r	Register
0	Accumulator, A
1	Index register, X

(c) The register-r field.

Addressing Mode	aaa	Letters	Operand
Immediate	000	i	OprndSpec
Direct	001	d	Mem [OprndSpec]
Indirect	010	n	Mem [Mem [OprndSpec]]
Stack-relative	011	s	Mem [SP + OprndSpec]
Stack-relative deferred	100	sf	Mem [Mem [SP + OprndSpec]]
Indexed	101	x	Mem [OprndSpec + X]
Stack-indexed	110	sx	Mem [SP + OprndSpec + X]
Stack-indexed deferred	111	sxf	Mem [Mem [SP + OprndSpec] + X]




Mnemonic	Register transfer language specification
STOP	Stop execution
RETR	$NZVC \leftarrow \text{Mem}[\text{SP}] \langle 4..7 \rangle$; $A \leftarrow \text{Mem}[\text{SP} + 1]$; $X \leftarrow \text{Mem}[\text{SP} + 3]$; $PC \leftarrow \text{Mem}[\text{SP} + 5]$; $SP \leftarrow \text{Mem}[\text{SP} + 7]$
MOVSPA	$A \leftarrow SP$
MOVFLAGA	$A \langle 0..11 \rangle \leftarrow 0$, $A \langle 12..15 \rangle \leftarrow NZVC$
BR	$PC \leftarrow \text{Oprnd}$
BRLE	$N = 1 \vee Z = 1 \Rightarrow PC \leftarrow \text{Oprnd}$
BRLT	$N = 1 \Rightarrow PC \leftarrow \text{Oprnd}$
BREQ	$Z = 1 \Rightarrow PC \leftarrow \text{Oprnd}$
BRNE	$Z = 0 \Rightarrow PC \leftarrow \text{Oprnd}$
BRGE	$N = 0 \Rightarrow PC \leftarrow \text{Oprnd}$
BRGT	$N = 0 \wedge Z = 0 \Rightarrow PC \leftarrow \text{Oprnd}$
BRV	$V = 1 \Rightarrow PC \leftarrow \text{Oprnd}$
BRC	$C = 1 \Rightarrow PC \leftarrow \text{Oprnd}$
CALL	$SP \leftarrow SP - 2$; $\text{Mem}[\text{SP}] \leftarrow PC$; $PC \leftarrow \text{Oprnd}$
NOTr	$r \leftarrow \neg r$; $N \leftarrow r < 0$, $Z \leftarrow r = 0$
NEGr	$r \leftarrow \neg r$; $N \leftarrow r < 0$, $Z \leftarrow r = 0$, $V \leftarrow \{overflow\}$
ASLr	$C \leftarrow r \langle 0 \rangle$, $r \langle 0..14 \rangle \leftarrow r \langle 1..15 \rangle$, $r \langle 15 \rangle \leftarrow 0$; $N \leftarrow r < 0$, $Z \leftarrow r = 0$, $V \leftarrow \{overflow\}$
ASRr	$C \leftarrow r \langle 15 \rangle$, $r \langle 1..15 \rangle \leftarrow r \langle 0..14 \rangle$; $N \leftarrow r < 0$, $Z \leftarrow r = 0$
ROLr	$C \leftarrow r \langle 0 \rangle$, $r \langle 0..14 \rangle \leftarrow r \langle 1..15 \rangle$, $r \langle 15 \rangle \leftarrow C$
RORr	$C \leftarrow r \langle 15 \rangle$, $r \langle 1..15 \rangle \leftarrow r \langle 0..14 \rangle$, $r \langle 0 \rangle \leftarrow C$
NOPn	Trap: Unary no operation
NOP	Trap: Nonunary no operation
DECI	Trap: $\text{Oprnd} \leftarrow \{decimal\ input\}$
DECO	Trap: $\{decimal\ output\} \leftarrow \text{Oprnd}$
STRO	Trap: $\{string\ output\} \leftarrow \text{Oprnd}$
CHARI	$\text{byte Oprnd} \leftarrow \{character\ input\}$
CHARO	$\{character\ output\} \leftarrow \text{byte Oprnd}$
RETn	$SP \leftarrow SP + n$; $PC \leftarrow \text{Mem}[\text{SP}]$; $SP \leftarrow SP + 2$
ADDSP	$SP \leftarrow SP + \text{Oprnd}$; $N \leftarrow SP < 0$, $Z \leftarrow SP = 0$, $V \leftarrow \{overflow\}$, $C \leftarrow \{carry\}$
SUBSP	$SP \leftarrow SP - \text{Oprnd}$; $N \leftarrow SP < 0$, $Z \leftarrow SP = 0$, $V \leftarrow \{overflow\}$, $C \leftarrow \{carry\}$
ADDr	$r \leftarrow r + \text{Oprnd}$; $N \leftarrow r < 0$, $Z \leftarrow r = 0$, $V \leftarrow \{overflow\}$, $C \leftarrow \{carry\}$
SUBr	$r \leftarrow r - \text{Oprnd}$; $N \leftarrow r < 0$, $Z \leftarrow r = 0$, $V \leftarrow \{overflow\}$, $C \leftarrow \{carry\}$
ANDr	$r \leftarrow r \wedge \text{Oprnd}$; $N \leftarrow r < 0$, $Z \leftarrow r = 0$
ORr	$r \leftarrow r \vee \text{Oprnd}$; $N \leftarrow r < 0$, $Z \leftarrow r = 0$
CPr	$T \leftarrow r - \text{Oprnd}$; $N \leftarrow T < 0$, $Z \leftarrow T = 0$, $V \leftarrow \{overflow\}$, $C \leftarrow \{carry\}$
LDr	$r \leftarrow \text{Oprnd}$; $N \leftarrow r < 0$, $Z \leftarrow r = 0$
LDBYTEr	$r \langle 8..15 \rangle \leftarrow \text{byte Oprnd}$; $N \leftarrow r < 0$, $Z \leftarrow r = 0$
STr	$\text{Oprnd} \leftarrow r$
STBYTEr	$\text{byte Oprnd} \leftarrow r \langle 8..15 \rangle$
Trap	$T \leftarrow \text{Mem}[\text{FFFA}]$; $\text{Mem}[T - 1] \leftarrow \text{IR}$; $\text{Mem}[T - 3] \leftarrow \text{SP}$; $\text{Mem}[T - 5] \leftarrow \text{PC}$; $\text{Mem}[T - 7] \leftarrow X$; $\text{Mem}[T - 9] \leftarrow A$; $\text{Mem}[T - 10] \langle 4..7 \rangle \leftarrow NZVC$; $SP \leftarrow T - 10$; $PC \leftarrow \text{Mem}[\text{FFFE}]$



Char	Bin	Hex	Char	Bin	Hex	Char	Bin	Hex	Char	Bin	Hex
NUL	000 0000	00	SP	010 0000	20	@	100 0000	40	`	110 0000	60
SOH	000 0001	01	!	010 0001	21	A	100 0001	41	a	110 0001	61
STX	000 0010	02	"	010 0010	22	B	100 0010	42	b	110 0010	62
ETX	000 0011	03	#	010 0011	23	C	100 0011	43	c	110 0011	63
EOT	000 0100	04	\$	010 0100	24	D	100 0100	44	d	110 0100	64
ENQ	000 0101	05	%	010 0101	25	E	100 0101	45	e	110 0101	65
ACK	000 0110	06	&	010 0110	26	F	100 0110	46	f	110 0110	66
BEL	000 0111	07	'	010 0111	27	G	100 0111	47	g	110 0111	67
BS	000 1000	08	(010 1000	28	H	100 1000	48	h	110 1000	68
HT	000 1001	09)	010 1001	29	I	100 1001	49	i	110 1001	69
LF	000 1010	0A	*	010 1010	2A	J	100 1010	4A	j	110 1010	6A
VT	000 1011	0B	+	010 1011	2B	K	100 1011	4B	k	110 1011	6B
FF	000 1100	0C	,	010 1100	2C	L	100 1100	4C	l	110 1100	6C
CR	000 1101	0D	-	010 1101	2D	M	100 1101	4D	m	110 1101	6D
SO	000 1110	0E	.	010 1110	2E	N	100 1110	4E	n	110 1110	6E
SI	000 1111	0F	/	010 1111	2F	O	100 1111	4F	o	110 1111	6F
DLE	001 0000	10	0	011 0000	30	P	101 0000	50	p	111 0000	70
DC1	001 0001	11	1	011 0001	31	Q	101 0001	51	q	111 0001	71
DC2	001 0010	12	2	011 0010	32	R	101 0010	52	r	111 0010	72
DC3	001 0011	13	3	011 0011	33	S	101 0011	53	s	111 0011	73
DC4	001 0100	14	4	011 0100	34	T	101 0100	54	t	111 0100	74
NAK	001 0101	15	5	011 0101	35	U	101 0101	55	u	111 0101	75
SYN	001 0110	16	6	011 0110	36	V	101 0110	56	v	111 0110	76
ETB	001 0111	17	7	011 0111	37	W	101 0111	57	w	111 0111	77
CAN	001 1000	18	8	011 1000	38	X	101 1000	58	x	111 1000	78
EM	001 1001	19	9	011 1001	39	Y	101 1001	59	y	111 1001	79
SUB	001 1010	1A	:	011 1010	3A	Z	101 1010	5A	z	111 1010	7A
ESC	001 1011	1B	;	011 1011	3B	[101 1011	5B	{	111 1011	7B
FS	001 1100	1C	<	011 1100	3C	\	101 1100	5C		111 1100	7C
GS	001 1101	1D	=	011 1101	3D]	101 1101	5D	}	111 1101	7D
RS	001 1110	1E	>	011 1110	3E	^	101 1110	5E	~	111 1110	7E
US	001 1111	1F	?	011 1111	3F	_	101 1111	5F	DEL	111 1111	7F

Abbreviations for Control Characters


NUL null, or all zeros	FF form feed	CAN cancel
SOH start of heading	CR carriage return	EM end of medium
STX start of text	SO shift out	SUB substitute
ETX end of text	SI shift in	ESC escape
EOT end of transmission	DLE data link escape	FS file separator
ENQ enquiry	DC1 device control 1	GS group separator
ACK acknowledge	DC2 device control 2	RS record separator
BEL bell	DC3 device control 3	US unit separator
BS backspace	DC4 device control 4	SP space
HT horizontal tabulation	NAK negative acknowledge	DEL delete
LF line feed	SYN synchronous idle	
VT vertical tabulation	ETB end of transmission block	




ALU control		Result	Status bits			
(bin)	(dec)		N	Zout	V	Cout
0000	0	A	N	Z	0	0
0001	1	A plus B	N	Z	V	C
0010	2	A plus B plus Cin	N	Z	V	C
0011	3	A plus \bar{B} plus 1	N	Z	V	C
0100	4	A plus \bar{B} plus Cin	N	Z	V	C
0101	5	$A \cdot B$	N	Z	0	0
0110	6	$\overline{A \cdot B}$	N	Z	0	0
0111	7	$A + B$	N	Z	0	0
1000	8	$\overline{A + B}$	N	Z	0	0
1001	9	$A \oplus B$	N	Z	0	0
1010	10	\bar{A}	N	Z	0	0
1011	11	ASL A	N	Z	V	C
1100	12	ROL A	N	Z	0	C
1101	13	ASR A	N	Z	0	C
1110	14	ROR A	N	Z	0	C
1111	15	0	A<4>	A<5>	A<6>	A<7>



Mnemonic	Meaning	Binary instruction encoding
add	Add	0000 00ss ssst tttt dddd d000 0010 0000
addi	Add immediate	0010 00ss sssd dddd iiii iiii iiii iiii
sub	Subtract	0000 00ss ssst tttt dddd d000 0010 0010
and	Bitwise AND	0000 00ss ssst tttt dddd d000 0010 0100
andi	Bitwise AND immediate	0011 00ss sssd dddd iiii iiii iiii iiii
or	Bitwise OR	0000 00ss ssst tttt dddd d000 0010 0101
ori	Bitwise OR immediate	0011 01ss sssd dddd iiii iiii iiii iiii
sll	Shift left logical	0000 0000 000t tttt dddd dhhh hh00 0000
sra	Shift right arithmetic	0000 0000 000t tttt dddd dhhh hh00 0011
srl	Shift right logical	0000 0000 000t tttt dddd dhhh hh00 0010
lb	Load byte	1000 00bb bbbd dddd aaaa aaaa aaaa aaaa
lw	Load word	1000 11bb bbbd dddd aaaa aaaa aaaa aaaa
lui	Load upper immediate	0011 1100 000d dddd iiii iiii iiii iiii
sb	Store byte	1010 00bb bbbt tttt aaaa aaaa aaaa aaaa
sw	Store word	1010 11bb bbbt tttt aaaa aaaa aaaa aaaa
beq	Branch if equal to	0001 00ss ssst tttt aaaa aaaa aaaa aaaa
bgez	Branch if greater than or equal to zero	0000 01ss sss0 0001 aaaa aaaa aaaa aaaa
bgtz	Branch if greater than zero	0001 11ss sss0 0000 aaaa aaaa aaaa aaaa
blez	Branch if less than or equal to zero	0001 10ss sss0 0000 aaaa aaaa aaaa aaaa
bltz	Branch if less than zero	0000 01ss sss0 0000 aaaa aaaa aaaa aaaa
bne	Branch if not equal to	0001 01ss ssst tttt aaaa aaaa aaaa aaaa
j	Jump (unconditional branch)	0000 10aa aaaa aaaa aaaa aaaa aaaa aaaa



(a) MIPS register addressing.



(b) Pep/8 general addressing.




Figure 12.28

Comparison of MIPS and Pep/8 add instruction formats.

Figure 12.29

MIPS instruction format for load instructions with base addressing.




Figure 12.30

MIPS instruction format for immediate addressing.

